Frontier

The weblog of innovation at Lattice Semiconductor

"Embedded": What Does It Really Mean?--Part 2

Dan SidesBack in August I wrote a short blog entry in which I pontificated on the term "embedded" as it applies to FPGAs. In that blog I concluded that the term is synonymous with "œbuilt-in," especially in the context of major FPGA features and functions (e.g. embedded DSPs, block memories and SERDES).

Shortly thereafter, a response appeared in Embedded.com that offered a different interpretation of the term. In that article, the folks at Embedded counter that "embedded" means a computer "whose end function is not to be a computer" (i.e. bringing software off the desk and into the device). Historically speaking, and to software and systems engineers, that is a crisp and accurate definition.

However, I think that both of our views are accurate, but in different arenas. Reading the responses to the Embedded.com article, it becomes clear that the article is speaking to a broader systems audience (who may or may not be designing with FPGAs). My blog, however, was to directed to a more specialized group: the FPGA designers themselves. The editor and I therefore use the term "œembedded" differently for two distinct audiences. To me, this is apples and oranges, not "to-MAY-toes" and "to-MAH-toes."

There are two crossover points that illustrate this. The first point is the manner in which each audience views the FPGA. The typical Embedded.com reader will view an FPGA as an element in an "embedded" system. FPGA developers, on the other hand, use "embedded" features (IP) to bring higher levels of integration to their FPGA design. To the first audience, the FPGA is part of the system; to the latter audience, the FPGA is the system.

The second crossover point is the relationship between the processor and the term "embedded" itself.  for Embedded.com's audience it could not be simpler: Processors are there quite by definition.  For an FPGA designer, a processor is something that is itself embedded (witness  Lattice's open source Mico32), along with all the other high level, embedded features. Indeed, a microprocessor might not even be present in the FPGA.

I'll close by revisiting the point from my previous blog: in FPGA geek-speak, "embedded" is a simple way to denote potentially high levels of complexity by means of built-in features. If the FPGA engineer wants to build a sophisticated, system-on-chip FPGA, embedded IP is the obvious way to do it.

While IP enables embedded SoC FPGA's, it does not complete the picture.  In fact, it's just the tip of the iceberg for a very non-trivial task.  For this reason, Lattice has gone well beyond the IP catalog itself to support customers with tools such as hard cores, soft cores, reference designs, evaluation boards and full-time tech support. Please see my earlier blog for more thoughts on this topic.

I encourage anyone reading this blog (especially the folks at Embedded.com) to respond with opinions and feedback via the "Comments" link at the bottom of this page.

December 06, 2007 in Author: Dan Sides | Permalink | Comments (0)

"Embedded": What Does It Really Mean, Anyway?

Dan SidesWith the Embedded Systems Conference coming up in Boston, I recently started thinking about the term “embedded” and what it means today.  It seems that it’s become bandied about with such reckless abandon that it means everything and nothing.

So what does it mean on the FPGA landscape?  I think there are two ways to look at it...  On one level, “embedded” simply means “built-in”.  Today’s FPGAs have embedded RAM, processors and DSP’s (LatticeECP2M).  There’s even embedded Flash (LatticeXP2) and SERDES (LatticeSC & LatticeECP2M) in FPGAs.

At a more substantial level though, it means “complexity”.  Complexity is good for the marketing folks, but risky for us engineer types: The more stuff you have embedded, the more stuff you have to configure, integrate and test.  Configuration and hook up are usually the straightforward part of embedded IP.  Testing: there’s the rub... Fortunately, there are a couple of aces up our “embedded” sleeves.

The first ace is evaluation boards. Eval boards are sold by FPGA suppliers to enable customers to experiment with embedded features in a simple development environment.  It’s an excellent medium for getting up-close and personal with an embedded feature. Since the same company that sells the embedded IP also designs the evaluation boards, designers have the same source for support and documentation.

The second ace up the sleeve is demos that show-off specific embedded features.  Usually designed to a specific evaluation board, these little gems are a powerful way to kick start your development.  Typically, you’ll download design files along with documentation to help you get the demo working on your eval board.  The purpose of any demo is (1) proof that the embedded feature works on a given device and (2) help for the developer to get started with that particular embedded technology.

If you’re attacking an FPGA design with new embedded features, I’d encourage you to look at our IP catalog to see what tickles your embedded fancy. Then go to the evaluation board page to take a gander at our evaluation board offerings.

Lattice Semiconductor will be at the Embedded Systems Conference in Boston on September 19th and 20th.  We’ll have several demos showing off several of our latest embedded features.   Stop by for a look and a chat. 

August 16, 2007 in Author: Dan Sides | Permalink | Comments (0)

Subscribe to Frontier

 RSS Feed


Enter your Email


Powered by FeedBlitz

Categories

  • Author: Bart Borosky
  • Author: Bertrand Leigh
  • Author: Chris West
  • Author: Dan Sides
  • Author: David Rutledge
  • Author: Gordon Hands
  • Author: Jim Krebs
  • Author: Kerry Howell
  • Author: Mike Kendrick
  • Author: Satwant Singh
  • Author: Steve Hossner
  • Automotive
  • CPLD
  • FPGA Talks
  • Mixed Signal
  • Models
  • Open Source
  • PLD Tricks of the Trade
  • Webcasts

Recent Posts

  • FPGAs and Your 'Right' to a Timing Constraint
  • Free Diamonds?
  • Analog For Nothing and Bits For Free: ADC’s Using LVDS Buffers
  • I/O Initialization: Beware of Shark Fins!
  • WISHBONE Connectivity: Power without the Overhead
  • System Power Management: Risk versus Integration
  • Building Ultra-Reliable Automotive Systems – Part 2
  • Building Ultra-Reliable Automotive Systems – Part 1
  • Automotive Versions of Flash-based, Non-volatile FPGA Family
  • Power Awareness for Your FPGA Designs

Archives

  • July 2010
  • December 2009
  • July 2009
  • June 2009
  • October 2008
  • August 2008
  • July 2008
  • June 2008
  • April 2008
  • March 2008

Links

  • About this blog
  • Lattice Semiconductor website
  • Lattice Newsletter
  • Jobs at Lattice

Powered by Rollyo